GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

About Qemu-system-ppc, a PPC Mac emulator for Windows, macOS and Linux that can run Mac OS 9.0 up to Mac OS X 10.5

Moderators: Cat_7, Ronald P. Regensburg

Post Reply
mcayland
Mac Mechanic
Posts: 152
Joined: Sun Nov 01, 2015 10:33 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by mcayland »

Cat_7 wrote:
Oh that's one of my patches. It looks like on Windows sizeof(long) == 4 so the ul suffix isn't enough. l've flagged this upstream but I think the fix is to increase the constant to ull (unsigned long long) which should be 8 bytes on a 32-bit platform. Can you change the line in hw/misc/macio/mac_dbdma.c from:
#define DEBUG_DBDMA_CHANMASK ((1ul << DBDMA_CHANNELS) - 1)
to:
#define DEBUG_DBDMA_CHANMASK ((1ull << DBDMA_CHANNELS) - 1)
and try again?
Yes, that fixes the compilation error ;-)

Thanks,
Cat_7
Great! David's branch hasn't been merged into the git master yet, but he has responded to say that he has now pushed the fix to this ppc-for-2.7 branch.
Top
User avatar
celebi23
Granny Smith
Posts: 101
Joined: Wed Jun 18, 2008 5:53 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by celebi23 »

Boom!
Image
I had to initialize the attached empty disk image (with disk setup on the install cd) before it would even show up on the VM's desktop. After that, I tried installing it and doing a custom install. The installer gave me some error message about Big Morsels. So, I tried the standard install & that worked. Going to try the 9.2.2 update next. Also, anyone else having super janky mouse issues?

Oh & thanks Cat_7!
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

The 32 bit windows build also boots 9.1/9.2 CDs and can install. Only problem is that is ~2.5 times slower compared to the OSX build and mouse behaviour is abysmal.

Best,
Cat_7
Top
User avatar
celebi23
Granny Smith
Posts: 101
Joined: Wed Jun 18, 2008 5:53 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by celebi23 »

I got the same weird Big System Morsels error message when trying to install the 9.2.2 update.
Image
Top
User avatar
mabam
Master Emulator
Posts: 497
Joined: Wed Apr 10, 2013 9:32 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by mabam »

I used to get this error when trying to install Mac OS 9.0 on a sparse-bundle image in SheepShaver. With a "regular" image installation succeeded.

Even though the error doesn't suggest that, I wonder whether in QEMU it might also be related to the image somehow.
Top
raidenii
Student Driver
Posts: 13
Joined: Tue Jun 24, 2014 2:06 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by raidenii »

Cat_7 wrote:More an expression of my incompetence. The 32 and 64 bit windows builds by Stefan Weil (https://qemu.weilnetz.de/) do work ;-)

Best,
Cat_7
Did you replace the openbios-ppc image in his package? Also, I do think that my images are probably not good - I downloaded them from BetaArchive which I think should be genuine, but maybe not the case.
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

raidenii wrote:
Cat_7 wrote:More an expression of my incompetence. The 32 and 64 bit windows builds by Stefan Weil (https://qemu.weilnetz.de/) do work ;-)

Best,
Cat_7
Did you replace the openbios-ppc image in his package? Also, I do think that my images are probably not good - I downloaded them from BetaArchive which I think should be genuine, but maybe not the case.
His windows packages are not recent enough to run Mac OS 9.1/9.2, with or without the patch openbios. If you want to use them, you'll probably have to wait for 2.7 to come out.

Best,
Cat_7
Top
raidenii
Student Driver
Posts: 13
Joined: Tue Jun 24, 2014 2:06 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by raidenii »

Cat_7 wrote:
raidenii wrote:
Cat_7 wrote:More an expression of my incompetence. The 32 and 64 bit windows builds by Stefan Weil (https://qemu.weilnetz.de/) do work ;-)

Best,
Cat_7
Did you replace the openbios-ppc image in his package? Also, I do think that my images are probably not good - I downloaded them from BetaArchive which I think should be genuine, but maybe not the case.
His windows packages are not recent enough to run Mac OS 9.1/9.2, with or without the patch openbios. If you want to use them, you'll probably have to wait for 2.7 to come out.

Best,
Cat_7
I tried my 32-bit build and still stuck at the same NVRAM message. It was compiled from David Gibson's github source this morning. Is this message normal (that I should just wait) or that indicates either image or QEMU itself is wrong?

Also, Stefan released a new version yesterday, which (supposedly) included the support.

Edit: Finally get it working with Mac OS 9.1 iso. I suppose that my images are bad somehow, or they are just incompatible with QEMU. Tried my own 32-bit build and the 64-bit build from Stefan Weil, along with patched OpenBIOS image from Cat_7. Thanks so much for the help!

Update2: Stefan's build does have serious mouse problem, but it seems my 32-bit build doesn't suffer from it...

Update3: Mac OS 9.1 can install without problems, but it won't boot from hard drive. Stuck at early stage
Top
mcayland
Mac Mechanic
Posts: 152
Joined: Sun Nov 01, 2015 10:33 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by mcayland »

raidenii wrote: I tried my 32-bit build and still stuck at the same NVRAM message. It was compiled from David Gibson's github source this morning. Is this message normal (that I should just wait) or that indicates either image or QEMU itself is wrong?

Also, Stefan released a new version yesterday, which (supposedly) included the support.

Edit: Finally get it working with Mac OS 9.1 iso. I suppose that my images are bad somehow, or they are just incompatible with QEMU. Tried my own 32-bit build and the 64-bit build from Stefan Weil, along with patched OpenBIOS image from Cat_7. Thanks so much for the help!

Update2: Stefan's build does have serious mouse problem, but it seems my 32-bit build doesn't suffer from it...

Update3: Mac OS 9.1 can install without problems, but it won't boot from hard drive. Stuck at early stage
If you can boot 9.1 from an ISO but not a hard disk with the patched OpenBIOS, then I would suspect that you're still trying to run git master rather than than dgibson's ppc-for-2.7 branch. Are you sure that you've definitely checked out the right branch from the dgibson github repository?
Top
raidenii
Student Driver
Posts: 13
Joined: Tue Jun 24, 2014 2:06 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by raidenii »

mcayland wrote:
raidenii wrote: I tried my 32-bit build and still stuck at the same NVRAM message. It was compiled from David Gibson's github source this morning. Is this message normal (that I should just wait) or that indicates either image or QEMU itself is wrong?

Also, Stefan released a new version yesterday, which (supposedly) included the support.

Edit: Finally get it working with Mac OS 9.1 iso. I suppose that my images are bad somehow, or they are just incompatible with QEMU. Tried my own 32-bit build and the 64-bit build from Stefan Weil, along with patched OpenBIOS image from Cat_7. Thanks so much for the help!

Update2: Stefan's build does have serious mouse problem, but it seems my 32-bit build doesn't suffer from it...

Update3: Mac OS 9.1 can install without problems, but it won't boot from hard drive. Stuck at early stage
If you can boot 9.1 from an ISO but not a hard disk with the patched OpenBIOS, then I would suspect that you're still trying to run git master rather than than dgibson's ppc-for-2.7 branch. Are you sure that you've definitely checked out the right branch from the dgibson github repository?
Thanks! That was the problem. I used to checkout the master branch. Now Mac OS 9.2.2 boots and installs fine.

Network still dones't work, neither with RTL8139 or NE2k.

Image
Last edited by raidenii on Fri Jul 15, 2016 8:30 pm, edited 1 time in total.
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

If that works, what do you mean by the NIC not working? Is the NIC not visible in OS 9? Is it visible but the driver doesn't find it? Or is it visible, the driver finds it, but no traffic appears across the interface? If it's the final option, you can try building with DEBUG_RTL8139 enable in hw/net/rtl8139.c and posting the logs somewhere.
When using the realtek card in the qemu command line
-netdev user,id=network0 -device rtl8139,netdev=network0
it shows up in the Mac OS apple system profiler. It has the correct vendor id etc. for the driver to work. The driver finds the card based on the vendor etc. id. It gives the TCP/IP CP the "Ethernet" option and allows selection of Ethernet as Appletalk connection. Hence the driver seems to work. So there seems to be no traffic on the card.

The ne2000 card, however, does not show up in the system profiler at all.

I'll follow up on Marc's suggestion and build qemu with debugging on for the card.

Best,
Cat_7
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

Log from the rtl8139 card with: -netdev user,id=network0 -device rtl8139,netdev=network0
It seems I see a lot of Tx but no Rx?

RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
Trying to write invalid spr 0 (0x000) at 00f113c0
Trying to read invalid spr 0 (0x000) at 00f113c8
Trying to write privileged spr 955 (0x3bb) at 00f168c8
Trying to write invalid spr 959 (0x3bf) at 00f16930
Trying to read invalid spr 959 (0x3bf) at 00f16938
Trying to write invalid spr 944 (0x3b0) at 00f1694c
Trying to read invalid spr 944 (0x3b0) at 00f16954
Trying to write invalid spr 951 (0x3b7) at 00f16960
Trying to read invalid spr 951 (0x3b7) at 00f16968
Trying to write privileged spr 955 (0x3bb) at 00f168c8
Trying to write invalid spr 959 (0x3bf) at 00f16930
Trying to read invalid spr 959 (0x3bf) at 00f16938
Trying to write invalid spr 944 (0x3b0) at 00f1694c
Trying to read invalid spr 944 (0x3b0) at 00f16954
Trying to write invalid spr 951 (0x3b7) at 00f16960
Trying to read invalid spr 951 (0x3b7) at 00f16968
RTL8139: ChipCmd write val=0x00000010
RTL8139: ChipCmd reset
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: Config1 read val=0x0c
RTL8139: PCI Revision ID read 0x20
RTL8139: RTL8139C TxConfig at 0x43 read(b) val=0x74
RTL8139: ioport read(l) addr=0x0 via read(b)
RTL8139: read(l) addr=0x0 val=12005452
RTL8139: ioport read(l) addr=0x4 via read(b)
RTL8139: read(l) addr=0x4 val=00005634
RTL8139: Config0 read val=0x00
RTL8139: ChipCmd write val=0x00000000
RTL8139: RxBuf write val=0x00952000
RTL8139: TxAddr write offset=0x0 val=0x00888000
RTL8139: TxAddr write offset=0x4 val=0x0088f000
RTL8139: TxAddr write offset=0x8 val=0x00891000
RTL8139: TxAddr write offset=0xc val=0x00894000
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: ioport write(l) addr=0x8 val=0xffffffff via write(b)
RTL8139: ioport write(l) addr=0xc val=0xffffffff via write(b)
RTL8139: TxConfig write val=0x00000600
RTL8139: RxConfig write val=0x0000b08e
RTL8139: RxConfig write reset buffer size to 32768
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x0 val=0x003f003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00888000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x003fa03c
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x4 val=0x003f003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0088f000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x003fa03c
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x8 val=0x003f003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00891000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
.....
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

Log with 8139 bridged with tap device:
-netdev tap,id=network0,script=no,downscript=no -device rtl8139,netdev=network0

RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: >>> received len=381
RTL8139: receiver disabled ================
RTL8139: >>> received len=326
RTL8139: receiver disabled ================
RTL8139: >>> received len=317
RTL8139: receiver disabled ================
RTL8139: >>> received len=391
RTL8139: receiver disabled ================
Trying to write invalid spr 0 (0x000) at 00f113c0
Trying to read invalid spr 0 (0x000) at 00f113c8
Trying to write privileged spr 955 (0x3bb) at 00f168c8
Trying to write invalid spr 959 (0x3bf) at 00f16930
Trying to read invalid spr 959 (0x3bf) at 00f16938
Trying to write invalid spr 944 (0x3b0) at 00f1694c
Trying to read invalid spr 944 (0x3b0) at 00f16954
Trying to write invalid spr 951 (0x3b7) at 00f16960
Trying to read invalid spr 951 (0x3b7) at 00f16968
Trying to write privileged spr 955 (0x3bb) at 00f168c8
Trying to write invalid spr 959 (0x3bf) at 00f16930
Trying to read invalid spr 959 (0x3bf) at 00f16938
Trying to write invalid spr 944 (0x3b0) at 00f1694c
Trying to read invalid spr 944 (0x3b0) at 00f16954
Trying to write invalid spr 951 (0x3b7) at 00f16960
Trying to read invalid spr 951 (0x3b7) at 00f16968
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=381
RTL8139: receiver disabled ================
RTL8139: >>> received len=326
RTL8139: receiver disabled ================
RTL8139: >>> received len=317
RTL8139: receiver disabled ================
RTL8139: >>> received len=391
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: >>> received len=338
RTL8139: receiver disabled ================
RTL8139: ChipCmd write val=0x00000010
RTL8139: ChipCmd reset
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: Config1 read val=0x0c
RTL8139: PCI Revision ID read 0x20
RTL8139: RTL8139C TxConfig at 0x43 read(b) val=0x74
RTL8139: ioport read(l) addr=0x0 via read(b)
RTL8139: read(l) addr=0x0 val=12005452
RTL8139: ioport read(l) addr=0x4 via read(b)
RTL8139: read(l) addr=0x4 val=00005634
RTL8139: Config0 read val=0x00
RTL8139: ChipCmd write val=0x00000000
RTL8139: RxBuf write val=0x00952000
RTL8139: TxAddr write offset=0x0 val=0x00888000
RTL8139: TxAddr write offset=0x4 val=0x0088a000
RTL8139: TxAddr write offset=0x8 val=0x0088c000
RTL8139: TxAddr write offset=0xc val=0x0088e000
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: ioport write(l) addr=0x8 val=0xffffffff via write(b)
RTL8139: ioport write(l) addr=0xc val=0xffffffff via write(b)
RTL8139: TxConfig write val=0x00000600
RTL8139: RxConfig write val=0x0000b08e
RTL8139: RxConfig write reset buffer size to 32768
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x000d
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x0 val=0x003f0183 descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 387 bytes from host memory at 0x00888000
RTL8139: +++ transmitted 387 bytes from descriptor 0
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x003fa183
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x4 val=0x003f024e descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 590 bytes from host memory at 0x0088a000
RTL8139: +++ transmitted 590 bytes from descriptor 1
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x003fa24e
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x8 val=0x003f0183 descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 387 bytes from host memory at 0x0088c000
RTL8139: +++ transmitted 387 bytes from descriptor 2
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x003fa183
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x00002000
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0xc val=0x003f024e descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 590 bytes from host memory at 0x0088e000
RTL8139: +++ transmitted 590 bytes from descriptor 3
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x003fa24e
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x003fa183
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x0 val=0x003f0183 descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 387 bytes from host memory at 0x00888000
RTL8139: +++ transmitted 387 bytes from descriptor 0
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x003fa183
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x003fa24e
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x4 val=0x003f024e descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 590 bytes from host memory at 0x0088a000
RTL8139: +++ transmitted 590 bytes from descriptor 1
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x003fa24e
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: >>> received len=90
RTL8139: >>> multicast packet received
RTL8139: in ring Rx mode ================
RTL8139: received: rx buffer length 32768 head 0x0064 read 0x0000
RTL8139: Set IRQ to 1 (0001 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0001 0000)
RTL8139: IntrStatus read(w) val=0x0001
RTL8139: IntrStatus write(w) val=0x0001
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: receiver buffer data available 0x0064
RTL8139: ChipCmd read val=0x000c
RTL8139: receiver buffer data available 0x0064
RTL8139: ChipCmd read val=0x000c
RTL8139: ChipCmd write val=0x00000004
RTL8139: ChipCmd enable transmitter
RTL8139: receiver buffer data available 0x0064
RTL8139: ChipCmd read val=0x0004
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: RxConfig write val=0x0000b08e
RTL8139: RxConfig write reset buffer size to 32768
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: >>> received len=60
RTL8139: >>> multicast packet received
RTL8139: in ring Rx mode ================
RTL8139: received: rx buffer length 32768 head 0x0044 read 0x0000
RTL8139: Set IRQ to 1 (0001 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0001 0000)
RTL8139: IntrStatus read(w) val=0x0001
RTL8139: IntrStatus write(w) val=0x0001
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x000c
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x000c
RTL8139: ChipCmd write val=0x00000004
RTL8139: ChipCmd enable transmitter
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x0004
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: RxConfig write val=0x0000b08e
RTL8139: RxConfig write reset buffer size to 32768
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: >>> received len=60
RTL8139: >>> multicast packet received
RTL8139: in ring Rx mode ================
RTL8139: received: rx buffer length 32768 head 0x0044 read 0x0000
RTL8139: Set IRQ to 1 (0001 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0001 0000)
RTL8139: IntrStatus read(w) val=0x0001
RTL8139: IntrStatus write(w) val=0x0001
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x000c
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x000c
RTL8139: ChipCmd write val=0x00000004
RTL8139: ChipCmd enable transmitter
RTL8139: receiver buffer data available 0x0044
RTL8139: ChipCmd read val=0x0004
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: RxConfig write val=0x0000b08e
RTL8139: RxConfig write reset buffer size to 32768
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x003fa183
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: TxStatus write offset=0x8 val=0x003f0183 descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 387 bytes from host memory at 0x0088c000
RTL8139: +++ transmitted 387 bytes from descriptor 2
RTL8139: Set IRQ to 0 (0004 0000)
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 1 (0004 007f)
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

Log from a properly functioning connection through OSX 10.3 (in tap configuration)

RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: ChipCmd write val=0x00000010
RTL8139: ChipCmd reset
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: BasicModeStatus register read(w) val=0x782d
RTL8139: ioport read(l) addr=0x0 via read(b)
RTL8139: read(l) addr=0x0 val=12005452
RTL8139: ioport read(l) addr=0x4 via read(b)
RTL8139: read(l) addr=0x4 val=00005634
RTL8139: >>> received len=381
RTL8139: receiver disabled ================
RTL8139: >>> received len=326
RTL8139: receiver disabled ================
RTL8139: >>> received len=317
RTL8139: receiver disabled ================
RTL8139: >>> received len=391
RTL8139: receiver disabled ================
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: ChipCmd write val=0x00000010
RTL8139: ChipCmd reset
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: IntrMask write(w) val=0x0000
RTL8139: Set IRQ to 0 (0000 0000)
RTL8139: receiver buffer is empty
RTL8139: ChipCmd read val=0x0001
RTL8139: ioport write(l) addr=0x8 val=0x00000000 via write(b)
RTL8139: ioport write(l) addr=0xc val=0x00000000 via write(b)
RTL8139: Config1 read val=0x0c
RTL8139: RxBuf write val=0x035de000
RTL8139: TxAddr write offset=0x0 val=0x0035a000
RTL8139: TxAddr write offset=0x4 val=0x00363000
RTL8139: TxAddr write offset=0x8 val=0x00454000
RTL8139: TxAddr write offset=0xc val=0x00491000
RTL8139: ChipCmd write val=0x0000000c
RTL8139: ChipCmd enable receiver
RTL8139: ChipCmd enable transmitter
RTL8139: TxConfig write val=0x00000600
RTL8139: RxConfig write val=0x0000af8e
RTL8139: RxConfig write reset buffer size to 16384
RTL8139: BasicModeCtrl register write(w) val=0x1200
RTL8139: BasicModeStatus register read(w) val=0x782d
RTL8139: BasicModeStatus register read(w) val=0x782d
RTL8139: MediaStatus read 0xd0
RTL8139: BasicModeCtrl register read(w) val=0x1200
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: IntrMask write(w) val=0x007f
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: ioport write(l) addr=0x8 val=0x00000000 via write(b)
RTL8139: ioport write(l) addr=0xc val=0x00000000 via write(b)
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: ioport write(l) addr=0x8 val=0x00000000 via write(b)
RTL8139: ioport write(l) addr=0xc val=0x80000000 via write(b)
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00363000
RTL8139: +++ transmitted 60 bytes from descriptor 1
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[1] read addr=0x14 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x8 val=0x0010003c descriptor=2
RTL8139: +++ transmitting from descriptor 2
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00454000
RTL8139: +++ transmitted 60 bytes from descriptor 2
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[2] read addr=0x18 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0xc val=0x0010003c descriptor=3
RTL8139: +++ transmitting from descriptor 3
RTL8139: +++ transmit reading 60 bytes from host memory at 0x00491000
RTL8139: +++ transmitted 60 bytes from descriptor 3
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[3] read addr=0x1c size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: TxStatus write offset=0x0 val=0x0010003c descriptor=0
RTL8139: +++ transmitting from descriptor 0
RTL8139: +++ transmit reading 60 bytes from host memory at 0x0035a000
RTL8139: +++ transmitted 60 bytes from descriptor 0
RTL8139: Set IRQ to 1 (0004 007f)
RTL8139: IntrStatus read(w) val=0x0004
RTL8139: IntrStatus write(w) val=0x0004
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: entered rtl8139_set_next_tctr_time
RTL8139: Set IRQ to 0 (0000 007f)
RTL8139: TxStatus/TxAddr[0] read addr=0x10 size=0x4 val=0x0010a03c
RTL8139: IntrStatus read(w) val=0x0000
RTL8139: ioport write(l) addr=0x8 val=0x80000000 via write(b)
RTL8139: ioport write(l) addr=0xc val=0x80000000 via write(b)
RTL8139: ioport write(l) addr=0x8 val=0x80008000 via write(b)
RTL8139: ioport write(l) addr=0xc val=0x80000000 via write(b)
RTL8139: TxStatus write offset=0x4 val=0x0010003c descriptor=1
RTL8139: +++ transmitting from descriptor 1
Top
User avatar
adespoton
Forum All-Star
Posts: 4276
Joined: Fri Nov 27, 2009 5:11 am
Location: Emaculation.com
Contact:
Contact adespoton

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by adespoton »

Well, I've got 9.2.2 running now :)

Took me a few tries to get the SMI working, so here's what I ended up doing:
Using the binhex terminal tool in OS X, I hqx'd the 9.2.2 Update.smi file. Stuck this in a folder called "922Update".
Using Keka, I created an iso from that folder.
I mounted the disk image in my running 9.2.1 qemu session via the menu, and double clicked the hqx file on the CD.
Stuffit Expander then prompted to save the .smi, I selected the guest HD.
Double clicked the smi from the guest HD, and the disk image opened.
Ran the installer.

So... the only release version of Mac OS I'm missing now is 10.0 -- which was a mess, but did get its own version number.

Question for the wiki page though: is "Trying to run Classic (Mac OS 9.1/9.2) inside OSX requires changes to the system folder, which render the OSX hard disk unbootable." still true? I'm just about to start messing around with 10.4 again in qemu, and was going to try getting this functioning.
Top
User avatar
Cat_7
Expert User
Posts: 6172
Joined: Fri Feb 13, 2004 8:59 am
Location: Sittard, The Netherlands

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by Cat_7 »

I haven't re-tried that. So perhaps you can let us know whether this is still true ;-)
Several pages up in this thread there are some images of 10.3 with 9.1 and 10.4 with 9.2 taken from a running G3. These work.

Best,
Cat_7
Top
LightBulbFun
Tinkerer
Posts: 50
Joined: Mon Jul 13, 2015 11:32 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by LightBulbFun »

Quick report before I head to bed. but I was playing with Mac OS 9.2.2 in QEMU and it looks like not only does the usb Keyboard and mouse options work so does usb-audio kinda! (changing the volume produced a slightly broken up Beep)
Top
User avatar
adespoton
Forum All-Star
Posts: 4276
Joined: Fri Nov 27, 2009 5:11 am
Location: Emaculation.com
Contact:
Contact adespoton

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by adespoton »

OK: latest build running 10.4 with 9.2 in Classic.

Sorry for the large images; is there a way to scale images in bbcode? [edit] resized on the host; we'll see who gets the small sizes.

Booting: https://flic.kr/p/K5SGr4

Running Graphing Calculator: https://flic.kr/p/K5SFuz

After a reboot, here it is with IE 5! https://flic.kr/p/KcQjSZ

Edit: So it looks like we can remove that text from the Wiki. 10.4 with classic works! And networking too! And usb-sound (sorta)!

Moderator edit: The (resized) images did not display. The urls do not work properly with the BBCode. I changed the links to simple clickable links.
(Maybe Flickr prevents embedding the images on other websites?)
Last edited by Ronald P. Regensburg on Sun Jul 17, 2016 10:40 am, edited 5 times in total.
Reason: Corrected image links
Top
uyjulian
Apple Corer
Posts: 244
Joined: Fri Aug 27, 2010 1:02 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by uyjulian »

adespoton wrote:OK: latest build running 10.4 with 9.2 in Classic.

Sorry for the large images; is there a way to scale images in bbcode?

Booting:
snip

Running Graphing Calculator:
snip

After a reboot, here it is with IE 5!
snip
You might want to capture screenshot the window with ⇧⌘4, hit space, then click the window you want to capture screenshot. It should save at 1x resolution instead of 2x resolution.
Last edited by uyjulian on Sun Jul 17, 2016 4:46 am, edited 2 times in total.
Top
User avatar
adespoton
Forum All-Star
Posts: 4276
Joined: Fri Nov 27, 2009 5:11 am
Location: Emaculation.com
Contact:
Contact adespoton

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by adespoton »

Thanks for the tip! I think I've resized them now.
Top
kikyoulinux
Tinkerer
Posts: 92
Joined: Sun Sep 28, 2014 11:53 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by kikyoulinux »

On the lastest git QEMU, some versions of OS 9.2 that boot under QEMU 2.6 hang at "Mac OS: unable to a usable NVRAM partition - using offset 0x1400", including Mac OS 9.2 Simp. Chinese and U.S. English versions.
Last edited by kikyoulinux on Sun Jul 17, 2016 11:50 am, edited 1 time in total.
Top
mcayland
Mac Mechanic
Posts: 152
Joined: Sun Nov 01, 2015 10:33 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by mcayland »

kikyoulinux wrote:On the lastest git QEMU, some versions of OS 9.2 that boot under QEMU 2.6 hangs at "Mac OS: unable to a usable NVRAM partition - using offset 0x1400", including Mac OS 9.2 Simp. Chinese and U.S. English versions.
Yes, that's a known issue - the fixes are in dgibson's ppc-for-2.7 branch which hasn't been merged yet.
Top
kikyoulinux
Tinkerer
Posts: 92
Joined: Sun Sep 28, 2014 11:53 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by kikyoulinux »

While installing Mac OS 9.2 or other softwares, some disk errors occurred or the installer just hung there. I tried them on both raw and qed images.
Top
mcayland
Mac Mechanic
Posts: 152
Joined: Sun Nov 01, 2015 10:33 pm

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by mcayland »

kikyoulinux wrote:While installing Mac OS 9.2 or other softwares, some disk errors occurred or the installer just hung there. I tried them on both raw and qed images.
Hmmm this is not something I've seen here? Can you provide detailed reproduction instructions including git commands, configure command line, hash of the git head you are using and pointers to the images in use?

Can anyone else reproduce this at all?
Top
kikyoulinux
Tinkerer
Posts: 92
Joined: Sun Sep 28, 2014 11:53 am

Re: GSOC qemu Boot Mac OS >= 8.5 on PowerPC system

Post by kikyoulinux »

Image
It has hung there for two hours... I got some disk errors dialog yesterday.

Another try:
Image
Top
Post Reply

Return to “QEMU”